IBIS Electrical Module Description (EMD) Overview

Randy Wolff
Micron Technology
Chair, IBIS Open Forum

2022 Virtual Asian IBIS Summit – Japan
November 11, 2022
Introduction

• BIRD202.3
  • Electrical Descriptions of Modules
  • Goal was to replace the legacy Electrical Board Description (EBD)
    • Top-level model for subsystems: DIMMs, multi-chip modules, PCBs
    • Adds support for generic SPICE (IBIS-ISS) and Touchstone models
  • Approved by the IBIS Open Forum on March 12, 2021
  • Included in IBIS 7.1
    • Ratified December 10, 2021

• Minor updates in BIRD218 targeted for IBIS 7.2
Outline

• Review IBIS EBD Modeling
• EMD Goals
• Overview
• Syntax Details
• Key Rules
• EMD Examples
• Conclusions
Legacy EBD (Electrical Board Description)

• Allows for complex topologies with discontinuities/stubs and one-to-many pins
• Used for multi-die packages and circuit board models
• Limitations:
  • Inductance and capacitance characteristics need to be derived with respect to well defined reference plane(s)
  • No coupling between paths
    • Differential signaling not modeled properly
    • No crosstalk can be simulated
  • Assumes ideal power and ground networks
  • Only RLC parameters with no loss term or G-element
  • Insufficient connector modeling
  • Cannot model traces after Register/Databuffer on RDIMMs/LRDIMMs
EMD Improvements
EMD Improvement Goals

• Support:
  • Loss (frequency dependent)
  • Crosstalk
  • PDN models (many-to-many connections)
  • SPICE style nodal connections
  • S-parameters
  • Model partitioning
  • One-to-many, many-to-one, or many-to-many EMD pin to designator pin signal (I/O) connections

• Leverage existing standards:
  • **IBIS-ISS** (SPICE) models
  • **Touchstone S-parameter** models

• Integrate lower-level connections to designator components (IBIS) or nested EMD modules
IBIS-ISS

- **IBIS-ISS: IBIS Interconnect SPICE Subcircuits**
  - Limited set of common, basic elements for passive interconnects
  - Based on Synopsys HSPICE
  - Developed and approved by the IBIS Open Forum

- **Goals:**
  - Industry standardized SPICE syntax language
  - Portable across EDA tools
  - Limited to passive interconnect circuits
  - Enable interconnect models to be defined as SPICE subcircuits

- **IBIS-ISS Specification:**
  - [https://ibis.org/ibis-iss_ver1.0/ibis-iss_ver1_0.pdf](https://ibis.org/ibis-iss_ver1.0/ibis-iss_ver1_0.pdf)
IBIS-ISS Supported Features

• Supported features:
  • Basic circuit elements:
    • Resistors, Inductors, Capacitors: R, L, K, C
    • Dependent Sources: E, F, G, H (various limited functions)
    • Voltage Source: V (DC only)
    • Subcircuits: X, .subckt, .ends
  • Interconnect elements:
    • T-element (lossless T-line)
    • W-element (RLGC Model, Table Model)
    • S-element (Touchstone)
  • Basic commands:
    • .include, .param

• IBIS-ISS does not support:
  • Transistor models, diode models, active device models, etc.
  • SPICE engine controls/options, sweep control, measurement, printing, probing, encryption, etc.
EMD Overview and Important Concepts
EMD Key Features

• Capability to use IBIS-ISS and Touchstone models in IBIS
  • Gives flexibility for complex, coupled, frequency dependent interconnect models
  • Enables combined I/O and PDN model connections

• An EMD model defines an electrical model of the interconnect between:
  • External pins of the module (EMD pins) and pins of designators (e.g., U1)
  • Designator pins and designator pins (e.g., post-register)

• Support for multiple methods of modeling series terminations of signals (extended nets)

• Define voltages of rails (informational for EDA tool)

• Capability for partitioned models (e.g., DQ byte lane, CA bus)
  • Aggressor_Only (for crosstalk victim/aggressor designations)
  • EMD Groups and EMD Sets (creating model grouping and hierarchy)

• Additional bus_label syntax to connect POWER and GND rails, allowing complex or simplified PDN modeling
EMD Interface Details

• Interface Concept
  • EMD Pin (external pin)
  • Designator Pin (at pins of designators connecting to IBIS components or another nested EMD)

• New Capability
  • Describe interconnect between designator pins
EMD Extended Nets

• Series resistors or capacitors in a net require a choice of modeling options:
  • Two nets can be combined into an “extended net”. All the pins in the two CAD nets will use the extended net name as their signal_name in the EMD file. The resistor or capacitor would be included in the EMD Models for this extended net.
  • Create separate EMD Models for each CAD net. The series component must be assigned a designator in this case.
• Example: Net A07/A07r can be within one EMD Model or two EMD Models with designator R123
EMD Models

• [EMD Model] Keyword
  • Defines how IBIS wraps and connects the terminals of:
    • IBIS-ISS models
    • Touchstone models
  • Terminal connections defined at the EMD Pin or Designator Pin interfaces
  • Syntax distinguishes between I/O (signal) and Rail (power/ground) terminals
  • Rail terminal qualifiers identify the association between a terminal and a specific:
    • pin_name
    • signal_name
    • bus_label
  • I/O terminal qualifier: pin_name (I/O terminals always specified at Pins)
    • Terminals at the same interface or at any designator interface that have the same signal_name are considered “connected” in the same electrical net Terminal line
EMD Model Hierarchy: Sets and Groups

• [EMD Set] keyword
  • Wraps one or more EMD Models
  • Can be contained in a separate .ems file or in the .emd file itself

• An EMD Set contains a list of EMD Models that have a logical association such as:
  • All signals in a bus (e.g., DDR4, or PCI Express)
  • Full Power Delivery Network (PDN) structures from EMD pins to designator pins
  • Full PDN structures from EMD pins to EMD pins
  • All I/O structures between EMD pins and designator pins
  • I/O structures from designator pins to designator pins
  • Combinations of I/O and PDN structures
  • Coupled models
  • Touchstone electrical models
  • Decoupling capacitor models
  • IBIS-ISS electrical models
EMD Model Hierarchy: Sets and Groups

• [EMD Group] keyword
  • Groups one or more EMD Sets to be used together
  • Selection mechanism
    • Only one EMD Group selected for a simulation
    • Creates the netlist of EMD Models for a simulation

• Example groupings and applications
  • Groups combining an EMD Set for a data bus with an EMD Set of the PDN model
  • Separate Groups for coupled vs. single-line models
  • Groups of EMD Sets with high/low impedance or fast/slow signal propagation
Aggressor\_Only Concept

• Aggressor\_Only designates:
  • Signal should only be used as an aggressor
  • **Not** a suitable victim
  • All the crosstalk effect is **not** considered for that signal

• Multi-line EMD Models may describe only a subset of a coupled structure (e.g., a 64-line bus may be described by a four-line EMD Model). As a result, while the interconnects at the edges of the EMD Model may induce crosstalk onto other interconnects nearby, being on the edge of the EMD Model, they may not themselves experience the full crosstalk impact that the corresponding interconnect experiences in the real, full structure.

• Crosstalk simulations use coupled interconnect models consisting of nets, or extended nets that may span packages, EMDs, boards, and connectors. **If any terminal in any net or extended net in the coupled interconnect model is marked Aggressor\_Only, then the crosstalk contributions included in the simulation results reported for this net or extended net will be incomplete.**
A_gnd Concept

• A_gnd = SPICE node 0 (ideal ground/simulator reference node)
• Optional Terminal_type (to identify a terminal as a reference)
  • Connects any terminal to node 0
  • Available at any EMD Pin or Designator Pin interface
• For IBIS-ISS
  • A_gnd may be used any number of times
  • Useful for connecting capacitor references to node 0
• For Touchstone
  • A_gnd is permitted only once for the N+1 (reference) terminal
  • Useful for connecting S-parameter references to node 0
Unused_port_termination Concept

• Unused_port_termination subparameter
  • Defines how to handle unused ports for Touchstone models (not IBIS-ISS)
  • Required if the EMD Model does not connect to all the Touchstone ports
  • EDA tool could do port reduction

• Setting Options:
  • Open - unconnected
  • Reference - use Touchstone per-port reference impedance
  • Resistance - specify single resistance value

• Considerations:
  • Touchstone 2.0 allows per-port reference impedance
  • [EMD Model] does not provide per-port termination values capability
  • EDA tools may allow the user to override the termination setting
  • Alternative is to wrap a Touchstone file in an IBIS-ISS subcircuit to terminate each port uniquely
EMD Syntax Details
EMD File Overview

• A .emd file is intended to be a stand-alone file, not referenced by or included in any .ibs, .ebd, or .pkg file.

• A .emd file is structured like a standard .ibs file.
  • It must contain the following keywords, as defined in IBIS: [IBIS Ver], [File Name], [File Rev], and [End].
  • It may also contain the following optional keywords: [Comment Char], [Date], [Source], [Notes], [Disclaimer], and [Copyright].
  • The actual module description is contained between the keywords [Begin EMD] and [End EMD]

• EMD File Keywords:
  - [Begin EMD]
  - [Manufacturer]
  - [Description]
  - [Number Of EMD Pins]
  - [EMD Pin List]
  - [End EMD Pin List]
  - [EMD Parts]
  - [End EMD Parts]
  - [EMD Designator List]
  - [End EMD Designator List]
  - [Designator Pin List]
  - [End Designator Pin List]
  - [Voltage List]
  - [End Voltage List]
  - [EMD Group]
  - [End EMD Group]
  - [End EMD]

• EMD Sets can be in .emd file or separate .ems file
  - [EMD Set]
  - [Manufacturer]
  - [Description]
  - [EMD Model]
  - [End EMD Model]
  - [End EMD Set]
**EMD Pin List**

- Defines external interface pins
  - For I/O Pins, only `pin_name` and `signal_name` are required
    - Signal_type can be set to “NC” when there is no valid IBIS model or connection at this top-level
  - For Rail Pins, the signal_type should be POWER or GND
    - Bus_label can be added to further separate supply rails

<table>
<thead>
<tr>
<th>[EMD Pin List]</th>
<th>signal_name</th>
<th>signal_type</th>
<th>bus_label</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>I/O Pins</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C5</td>
<td>DQ0</td>
<td>(NO signal_type bus_label)</td>
<td></td>
</tr>
<tr>
<td>C6</td>
<td>DQ1</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Rail Pins</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>A3</td>
<td>VSS</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>A4</td>
<td>VDD</td>
<td>POWER</td>
<td></td>
</tr>
<tr>
<td>A5</td>
<td>VSS</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>B3</td>
<td>VDD</td>
<td>POWER</td>
<td>VDDU1</td>
</tr>
<tr>
<td>B4</td>
<td>VDD</td>
<td>POWER</td>
<td>VDDU2</td>
</tr>
<tr>
<td>C4</td>
<td>VDD</td>
<td>POWER</td>
<td></td>
</tr>
</tbody>
</table>

[End EMD Pin List]
[EMD Designator List] and [EMD Parts]

• [EMD Parts]
  • Defines EMD part names
  • Maps an EMD part_name to an IBIS component or EMD module
  • EMD files can be called by another EMD (“nested” case)
  • EBDs are not supported

<table>
<thead>
<tr>
<th>part_name</th>
<th>file</th>
<th>Component</th>
</tr>
</thead>
<tbody>
<tr>
<td>DDR4_Reg_253b</td>
<td>register.ibs</td>
<td>DDR4_Register</td>
</tr>
<tr>
<td>DDR4_x8_78b</td>
<td>z22a.ibs</td>
<td>MT40A2G8VA</td>
</tr>
<tr>
<td>510-500874</td>
<td>resistors.ibs</td>
<td>RES_22ohms</td>
</tr>
<tr>
<td>510-501618</td>
<td>resistors.ibs</td>
<td>RPACK4_33ohms</td>
</tr>
<tr>
<td>Stacked_die</td>
<td>dram_stack.emd</td>
<td>EMD_name</td>
</tr>
</tbody>
</table>

[End EMD Parts]

• [EMD Designator List]
  • Defines the designators on the module
  • Maps an EMD designator to an EMD part name

<table>
<thead>
<tr>
<th>Designator</th>
<th>part_name</th>
</tr>
</thead>
<tbody>
<tr>
<td>U3</td>
<td>DDR4_Reg_253b</td>
</tr>
<tr>
<td>U4</td>
<td>DDR4_x8_78b</td>
</tr>
<tr>
<td>U5</td>
<td>DDR4_x8_78b</td>
</tr>
<tr>
<td>U7</td>
<td>DDR4_x8_78b</td>
</tr>
<tr>
<td>U8</td>
<td>DDR4_x8_78b</td>
</tr>
<tr>
<td>R123</td>
<td>510-500874</td>
</tr>
<tr>
<td>RN13</td>
<td>510-501618</td>
</tr>
</tbody>
</table>

[End EMD Designator List]
[Designator Pin List]

• Defines the pin names of the designator pins
  • Designator pins = internal pins to the IBIS component (or lower level EMD)
  • The syntax for the designator pin name is <designator>.<pin_name>

• Signal_name defines the logical connection for the path
  • Should match the datasheet name
  • The logical path can be continued for extended nets with series resistors (see examples in BIRD202.3)

• Signal_type is required to define rails as POWER, GND, or NC
  • “NC” designation to be added by BIRD218 in IBIS 7.2. For documentation, as NC pins cannot appear in any Terminal lines of EMD Models
  • Bus_label can be added to further separate supply rails

<table>
<thead>
<tr>
<th>Signal_name</th>
<th>Signal_type</th>
<th>Bus_label</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDD</td>
<td>POWER</td>
<td>VDD1</td>
</tr>
<tr>
<td>BA07</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VSS</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>VSS</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>VDD</td>
<td>POWER</td>
<td>VDD1</td>
</tr>
<tr>
<td>BA07</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VDD</td>
<td>POWER</td>
<td>VDD1</td>
</tr>
<tr>
<td>VSS</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>VDD</td>
<td>POWER</td>
<td>VDD1</td>
</tr>
<tr>
<td>VSS</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>VDD</td>
<td>POWER</td>
<td>VDD1</td>
</tr>
<tr>
<td>VSS</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>VDD</td>
<td>POWER</td>
<td>VDD1</td>
</tr>
<tr>
<td>VSS</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>VDD</td>
<td>POWER</td>
<td>VDD1</td>
</tr>
<tr>
<td>VSS</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>VDD</td>
<td>POWER</td>
<td>VDD1</td>
</tr>
<tr>
<td>A07</td>
<td></td>
<td></td>
</tr>
<tr>
<td>A07r</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VTT</td>
<td>POWER</td>
<td></td>
</tr>
<tr>
<td>BA07</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

[End Designator Pin List]
[EMD Group] and [EMD Set]

[EMD Set] Keyword

• Wraps one or more EMD Models
• Can be contained in a separate .ems file or in the .emd file itself

[EMD Group] Keyword

• Groups one or more EMD Sets to be used together
• Selection mechanism
  • Only one EMD Group selected for a simulation
  • Creates the netlist of EMD Models for a simulation

Example groupings and applications

• Different Sets based on model extraction techniques
• Groups for each bus (DQ, Address/Command, etc.)
• Separate Groups for coupled vs. single-line models

```
[EMD Group]     Addr_07_Group_1
Addr_07_1       NA
[End EMD Group]
[End EMD]

[EMD Set]       Addr_07_1
[EMD Model]     A07_1
File_IBIS-ISS   A07.iss     A07_1
Number_of_terminals = 6
...
[End EMD Model]

[EMD Model]     BA07_1
File_IBIS-ISS   A07.iss     BA07_1
Number_of_terminals = 19
...
[End EMD Model]

[END EMD Set]
```
[EMD Model]

- Defines connections to the electrical model of the interconnect between EMD pins and designator pins
  - Calls the SPICE file or Touchstone file
  - Defines the terminal lines

- Syntax:
  - Param (optional)
  - File_IBIS-ISS or File_TS
  - Unused_port_termination (only for Touchstone files)
  - Number_of_terminals
  - <Terminal lines>

[EMD Model]   BA07_2
File_IBIS-ISS  A07.iss       BA07_2
Number_of_terminals = 19
1 Pin_I/O     pin_name     U3.B11
2 Pin_Rail    bus_label    U3.VDD1
3 Pin_Rail    signal_name  U3.VSS
4 Pin_I/O     pin_name     U4.M8
5 Pin_Rail    bus_label    U4.VDD1
6 Pin_Rail    signal_name  U4.VSS
7 Pin_I/O     pin_name     U5.M8
8 Pin_Rail    bus_label    U5.VDD1
9 Pin_Rail    signal_name  U5.VSS
10 Pin_I/O    pin_name     U7.M8
11 Pin_Rail   bus_label    U7.VDD1
12 Pin_Rail   signal_name  U7.VSS
13 Pin_I/O    pin_name     U8.M8
14 Pin_Rail   bus_label    U8.VDD1
15 Pin_Rail   signal_name  U8.VSS
16 Pin_I/O    pin_name     RN13.7
17 Pin_Rail   bus_label    VDD1
18 Pin_Rail   signal_name  RN13.VTT
19 Pin_Rail   signal_name  VSS

[End EMD Model]
Terminal lines

• Defines the pin connections to the [EMD Model] terminals

• Syntax:
  • <Terminal_number> <Terminal_type> <Terminal_type_qualifier> <Qualifier_entry> [Aggressor_Only]
    • Terminal_number: File_IBIS-ISS .subckt node position or File_TS Touchstone port number
    • Terminal_type: Identifies the terminal
      • A_gnd = reference
      • Pin_Rail = supply
      • Pin_I/O = I/O signal
    • Terminal_type_qualifier: Association type for the terminal to a pin_name, signal_name, or bus_label
    • Qualifier_entry: Entry of the pin_name, signal_name, or bus_label connecting to the terminal
    • Aggressor_Only: Optional flag declaring that the terminal is not a suitable victim for crosstalk simulations

<table>
<thead>
<tr>
<th>Terminal_number</th>
<th>Terminal_type</th>
<th>Terminal_type_qualifier</th>
<th>Qualifier_entry</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Pin_I/O</td>
<td>pin_name</td>
<td>U3.B11</td>
</tr>
<tr>
<td>2</td>
<td>Pin_Rail</td>
<td>bus_label</td>
<td>U3.VDD1</td>
</tr>
<tr>
<td>3</td>
<td>Pin_Rail</td>
<td>signal_name</td>
<td>U3.VSS</td>
</tr>
<tr>
<td>4</td>
<td>Pin_I/O</td>
<td>pin_name</td>
<td>U4.M8</td>
</tr>
<tr>
<td>5</td>
<td>Pin_Rail</td>
<td>bus_label</td>
<td>U4.VDD1</td>
</tr>
<tr>
<td>6</td>
<td>Pin_Rail</td>
<td>signal_name</td>
<td>U4.VSS</td>
</tr>
<tr>
<td>7</td>
<td>Pin_I/O</td>
<td>pin_name</td>
<td>U5.M8</td>
</tr>
<tr>
<td>8</td>
<td>Pin_Rail</td>
<td>bus_label</td>
<td>U5.VDD1</td>
</tr>
<tr>
<td>9</td>
<td>Pin_Rail</td>
<td>signal_name</td>
<td>U5.VSS</td>
</tr>
<tr>
<td>10</td>
<td>Pin_I/O</td>
<td>pin_name</td>
<td>U7.M8</td>
</tr>
<tr>
<td>11</td>
<td>Pin_Rail</td>
<td>bus_label</td>
<td>U7.VDD1</td>
</tr>
<tr>
<td>12</td>
<td>Pin_Rail</td>
<td>signal_name</td>
<td>U7.VSS</td>
</tr>
<tr>
<td>13</td>
<td>Pin_I/O</td>
<td>pin_name</td>
<td>U8.M8</td>
</tr>
<tr>
<td>14</td>
<td>Pin_Rail</td>
<td>bus_label</td>
<td>U8.VDD1</td>
</tr>
<tr>
<td>15</td>
<td>Pin_Rail</td>
<td>signal_name</td>
<td>U8.VSS</td>
</tr>
<tr>
<td>16</td>
<td>Pin_I/O</td>
<td>pin_name</td>
<td>RN13.7</td>
</tr>
<tr>
<td>17</td>
<td>Pin_Rail</td>
<td>bus_label</td>
<td>VDD1</td>
</tr>
<tr>
<td>18</td>
<td>Pin_Rail</td>
<td>signal_name</td>
<td>RN13.VTT</td>
</tr>
<tr>
<td>19</td>
<td>Pin_Rail</td>
<td>signal_name</td>
<td>VSS</td>
</tr>
</tbody>
</table>
## Terminal_type_qualifier Options

<table>
<thead>
<tr>
<th>Terminal_type</th>
<th>Terminal_type_qualifier</th>
<th>Aggressor_Only</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>pin_name</td>
<td>signal_name</td>
</tr>
<tr>
<td>Pin_I/O</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>Pin_Rail</td>
<td>Y</td>
<td>Y</td>
</tr>
<tr>
<td>Pin_Rail</td>
<td></td>
<td>*.Y</td>
</tr>
<tr>
<td>A_gnd</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

“X” = I/O pin_names; “Y” = POWER and GND names; “A” = Aggressor_Only

- Applies to both [EMD Pin List] and [Designator Pin List]
- The format for designator terminals is:
  - `<Terminal_number> <Terminal_type> <Terminal_type_qualifier> <designator>.<Qualifier_entry>`
  - “*.Y” indicates that all of the “Y” named POWER and GND terminals on each of the [Designator Pin List] interfaces are shorted together
[Voltage List]

• Defines the signal_names or bus_labels that are rail signals, as well as their voltage values.

• Provides information about expected voltage source values at EMD Pin List and Designator Pin List interfaces for any or all the rail signals. The EDA tool can override these values.

• Optional keyword

<table>
<thead>
<tr>
<th>V(name)</th>
<th>V(typ)</th>
<th>V(min)</th>
<th>V(max)</th>
</tr>
</thead>
<tbody>
<tr>
<td>VSS</td>
<td>0.0</td>
<td>0.0</td>
<td>0.0</td>
</tr>
<tr>
<td>VDD</td>
<td>1.2</td>
<td>1.1</td>
<td>1.3</td>
</tr>
</tbody>
</table>

[End Voltage List]
What’s Next?
What’s Next for EMD?

• BIRD218: Designator Pin List Relaxation
  • To be included in IBIS 7.2
  • Removes the requirement of having to list “all pin_name pins for each designator” in the [Designator Pin List] keyword. Reduces the need to include NC pins and unused designator pins.
    • Adds “NC” signal_type for Designator Pin List to allow documentation of NC pins

• EMD currently supported in multiple EDA tools

• Several EMD models for multi-die memory packages available for EDA tool testing and model development
  • Contact me for support (rrwolff@micron.com)