

IBIS Chair's Report

Lance Wang

Zuken USA

Chair, IBIS Open Forum


Asian IBIS Summit 2023 in Tokyo (Hybrid)

Tokyo, Japan

November 14, 2023



29 IBIS Members (Organization-based)




IBIS Officers June 2023- May 2024



Chair: *Lance Wang, Zuken USA*
Vice-Chair: *Randy Wolff, Siemens EDA*
Secretary: *Graham Kus, MathWorks*
Treasurer: *Bob Ross, Teraspeed Labs*
Librarian: *Zhiping Yang, MST*
Postmaster: *Curtis Clark, ANSYS*
Webmaster: *Steve Parker, Marvell*

- University Relations: *Chulsoon Hwang, MST*
- IEEE DASC IBIS Liaison: *Michael Mirmak, Intel*

Elected




Appointed

IBIS Meetings



- Weekly teleconferences
 - Quality task group (Tuesdays, 09:00 PT)
 - Advanced Technology Modeling (ATM) task group (Tuesdays, 12:00 PT)
 - Interconnect task group (Wednesdays, 08:00 PT)
 - Editorial task group (Suspended/Scheduled)
- IBIS Open Forum teleconference every 3 weeks (Fridays, 08:00 PT)
- IBIS Summit meetings (USA and international)
 - DesignCon, IEEE SPI, IEEE EMC+SIPI, Shanghai, Tokyo (JEITA-organized)
- Participants: ~280 in 2022



SAE ITC



- SAE Industry Technologies Consortia is the parent organization of the IBIS Open Forum
- IBIS is assisted by SAE employees Tammy Patton (replacing José Godoy), Phyllis Gross, and Michael McNair
- SAE ITC provides financial, legal, and other services
- <https://www.sae-itc.com/>



Task Groups



- Advanced Technology Modeling Task Group
 - Chair: Arpad Muranyi, Siemens EDA
 - https://ibis.org/atm_wip/
 - Develop non-interconnect technical BIRDS
- Editorial Task Group
 - Chair: Michael Mirmak, Intel
 - https://ibis.org/editorial_wip/
 - Produce IBIS specification documents
- Interconnect Task Group
 - Chair: Michael Mirmak, Intel
 - https://ibis.org/interconn_wip/
 - Develop on-die/package/module/connector interconnect modeling BIRDS
- Quality Task Group
 - Chair: Bob Ross, Teraspeed Labs
 - https://ibis.org/quality_wip/
 - Oversee IBISCHK parser testing and development



BIRD = Buffer Issue Resolution Document

IBIS Milestones



I/O Buffer Information Specification

- 1993-1994 **IBIS 1.0-2.1:**
 - Behavioral buffer model (fast simulation)
 - Component pin map (easy EDA import)
- 1997-1999 **IBIS 3.0-3.2:**
 - Package models
 - Electrical Board Description (EBD)
- 2002-2006 **IBIS 4.0-4.2:**
 - Receiver models
 - AMS languages
- 2007-2012 **IBIS 5.0-5.1:**
 - IBIS-AMI SerDes models
 - Power-aware model



Celebrating 30 Years in 2023!

I/O Buffer Information Specification

- 2013-2015 **IBIS 6.0-6.1:**
 - PAM4 multi-level signaling
 - Power delivery package models
- 2019 **IBIS 7.0:**
 - Back-channel time-domain support
 - Interconnect modeling using IBIS-ISS and Touchstone
- 2021 **IBIS 7.1:**
 - DDRx IBIS-AMI support
 - Electrical Module Description (EMD)
 - IBIS-AMI back-channel statistical optimization
- 2023 **IBIS 7.2:**
 - Redriver simulation flow fixes
 - PAMn IBIS-AMI support

Other Work

- 1995: **ANSI/EIA-656 (IBIS 2.1 International standard)**
- 1999: **ANSI/EIA-656-A (IBIS 3.2 International standard)**
- 2001: **IEC 62014-1 (IBIS 3.2 International standard)**
- 2003: **Interconnect Model Specification (ICM 1.0)**
- 2006: **ANSI/EIA-656-B (IBIS 4.2 International standard)**
- 2009: **Touchstone 2.0**
 - Official Touchstone donated from Agilent/Keysight
- 2011: **IBIS-ISS 1.0 (Interconnect SPICE Subcircuit)**
 - Subset of HSPICE
- **IBISCHK:** IBIS file syntax parser
 - Current version 7.2.0
 - Source code available for purchase
 - Compiled executables available free of charge
- **TCHK2:** Touchstone 2.0 file syntax parser
 - Current version 2.0.1
 - Source code available for purchase
 - Compiled executables available free of charge

IBIS Celebrates 30 Years in 2023



From left: Graham Kus, Steven Parker, Michael Mirmak, Donald Telian, Will Hobbs, Randy Wolff, Lance Wang


IBIS Quality Specification



https://www.ibis.org/quality_ver3.0/

- Quality specification updated to version 3.0 with additions for power-aware models
 - 5 new items for [Component] and [Pin Mapping]
 - 12 new items for [Model]
 - The specification document is approved by the IBIS Open Forum

IQ Spec Reference	IQ LEVEL	Description	PASS/FAIL	Comments
5.1.1	LEVEL 2	[Model] parameters have correct typ/min/max order	---	---
5.1.2	LEVEL 2	[Model] C_comp is reasonable	---	---
5.1.3	LEVEL 2	[Temperature Range] is reasonable	---	---
5.1.4	LEVEL 2	[Voltage Range] or [V_ref] is reasonable	---	---
5.2.1	LEVEL 3	[Model] Vini and Vinv reasonable	---	---
5.2.2	LEVEL 3	[Model Spec] Vini and Vinv reasonable	---	---
5.2.3	LEVEL 2	[Model Spec] Vini* and Vinv* complete and reasonable	---	---
5.2.5	LEVEL 2	[Model Spec] S_Overhoot subparameters complete and match data sheet	---	---
5.2.6	LEVEL 2	[Model Spec] S_Overhoot subparameters track typ/min/max	---	---
5.2.7	LEVEL 2	[Model Spec] D_Overhoot* subparameters complete and match data sheet	---	---
5.2.8	LEVEL 2	[Model Spec] D_Overhoot* subparameters track typ/min/max	---	---
5.2.9	LEVEL 3	[Receiver Threshold] VIn present and matches data sheet, if needed	---	---
5.2.10	LEVEL 3	[Receiver Threshold] VIn_min and VIn_max present and match data sheet, if needed	---	---
5.2.11	LEVEL 3	[Receiver Threshold] VInh_ac, VInh_dc present and match data sheet, if needed	---	---
5.2.12	LEVEL 3	[Receiver Threshold] VInh_dc, VInh_dc present and match data sheet, if needed	---	---
5.2.13	LEVEL 3	[Receiver Threshold] TAllow_ac/TAllow_dc present and match data sheet, if needed	---	---
5.2.14	LEVEL 3	[Receiver Threshold] Threshold_sensitivity and Ext_ref present and match data sheet, if needed	---	---
5.3.1	LEVEL 2	1-V tables have correct typ/min/max order	---	---
5.3.2	LEVEL 2	[Pullup] voltage sweep range is correct	---	---



- Quality checklist spreadsheet
 - The checklist spreadsheet is in sync with the specification document
 - The spreadsheet includes some automation to determine IQ level on each component and model sheet
 - The spreadsheet file will be available on the website along with the new version of the specification

IBISCHK 7.2.1 Development



- Approved development spending
- Contract is signed and the new parser delivery is scheduled on early November 2023
- Covers 6 BUG fixes (BUG 239 and BUG 241-245)
 - <https://ibis.org/bugs/ibischk/>

IBISCHK Parser Issue Reports (BUGs)									
To find out how to submit a bug to the IBIS Open Forum, please read the document bugform.txt									
ID#	Title	Requester	Date Submitted	Severity	Priority	Status	Date Closed	Supported Version	
245	Has Platform Issue Message in IBIS-AMI Checking Not Clear	Weston Beal, Siemens EDA	June 13, 2023	MODERATE	LOW	OPEN			
244	False IBIS Ver Compatibility Error for EMD and IBIS File Checking	Randy Wolff, Arpad Muranyi, Siemens EDA	June 14, 2023	MODERATE	MEDIUM	OPEN			
243	Remove Make File Warning Messages During Compilations	Graham Kus, MathWorks; Michael Schaefer, Zuken; Curtis Clark, Ansys; Bob Ross, Teraspeed Labs	May 30, 2023	ANNOYING	LOW	OPEN			
242	Change Caution to Error for Illegal NC as signal_type and Change Message	Randy Wolff, Siemens	May 28, 2023	SEVERE	MEDIUM	OPEN			
241	Remove or Revise EMD Warning for Legal signal_name, signal_type Combinations	Randy Wolff, Siemens	May 26, 2023	SEVERE	MEDIUM	OPEN			
240	Parser Crashes When [Interconnect Model Group] Name is Missing	Arpad Muranyi, Siemens EDA	March 3, 2023	SEVERE	HIGH	CLOSED	April 21, 2023	7.2.0	
239	No Message for Unreferenced [Interconnect Model Sets]	Michael Mirmak, Intel Corp.	March 3, 2023	ENHANCEMENT	LOW	OPEN			
238	Interconnect Models with Duplicate pin_names Incorrectly Produce Errors	Michael Mirmak, Intel Corp.	October 14, 2022	MODERATE	MEDIUM	CLOSED	November 18, 2022	7.1.1	
237	Incorrect Arguments Produce No Error or Incorrect Errors for Rn_Use_Clock_Input	Arpad Muranyi, Siemens EDA; Bob Ross, Teraspeed Labs	September 17, 2022	SEVERE	HIGH	CLOSED	November 18, 2022	7.1.1	
236	File IBIS-ISS Error Message if Last Terminal of [C Comp Model] is Buffer_1_0	Randy Wolff, Micron Technology; Bob Ross, Teraspeed Labs	August 17, 2022	SEVERE	MEDIUM	CLOSED	November 18, 2022	7.1.1	
235	No Error in [C Comp Model] if Required C_comp_model_mode is Missing	Randy Wolff, Micron Technology; Bob Ross, Teraspeed Labs	August 17, 2022	SEVERE	MEDIUM	CLOSED	November 18, 2022	7.1.1	
234	No Error Reported for File Referenced with Absolute Path	Arpad Muranyi, Siemens EDA; Mike LaBonte, Unaffiliated; Bob Ross, Teraspeed Labs	June 5, 2022	SEVERE	MEDIUM	CLOSED	November 18, 2022	7.1.1	
233	Parser Hangs with [Model Spec] Subparameters and without Corresponding [Model] Subparameters	John Angulo, Siemens AG	April 17, 2022	MODERATE	MEDIUM	CLOSED	November 18, 2022	7.1.1	
232	Unexpected Errors with Absolute Links Using Embedded Source Code in [IBIS Ver] 7.0 or 7.1	Yingxin Sun, Cadence Design Systems	April 17, 2022	MODERATE	MEDIUM	CLOSED	November 18, 2022	7.1.1	
231	B6801 and E6801 for Memory Overflow Issued in Two Different Code Locations	Mike LaBonte, MathWorks	February 8, 2022	ANNOYING	MEDIUM	CLOSED	November 18, 2022	7.1.1	

What's Next for IBIS?



- IBIS Open Forum's task groups are discussing these topics:
 - Expanded system-level perspective
 - Clock/data relationships, timing information, equalization training
 - Power Integrity focused modeling
 - Chip-level Standard Power Integrity Model (SPIM, BIRD223 accepted on July 14, 2023)
 - Improved Power Supply Induced Jitter (PSIJ) modeling (BIRD220 and BIRD226)
 - Voltage regulator, diode, and inductor models
 - Multi-level analog buffer modeling
 - Interconnect Modeling
 - Touchstone 2.1 expansions, adds per-port reference resistances on the option line
 - Touchstone 3.0 with Pole/Residue and port mapping support
 - IBIS-ISS expansions
 - What else should we be looking at? Bring your ideas!

Participation in IBIS



- The success of IBIS depends on active participation and volunteering
- Bringing your ideas and talents to IBIS
 - Task groups for technical discussions and document editing
 - IBIS email reflectors
 - Open Forum teleconferences for event planning and voting
 - Summit presentations
 - IBIS Board and task group volunteering
 - Writing BIRDs – Buffer Issue Resolution Documents
 - Official method for submitting a proposed change to the IBIS specification
 - Many developed collaboratively in task groups
 - Discussed and voted on in Open Forum meetings



IBIS Website Resources



IBIS Summits →

Task Group Info →

Member FAQ →

Spec documents →

*IRDs →

Email support →

Syntax Parser Downloads →

Welcome to the IBIS Open Forum

NEW [IBIS Celebrates 30 Years!](#)
NEW [IBIS 7.2 Specification](#) approved and available for download.
NEW IBIS 7.2.0 Parser IBISCHK7.2.0 is now available: [IBISCHK7](#)
NEW [IBIS Quality Specification 3.0](#) approved and available for download.

Our Specifications

I/O Buffer Information Specification	(IBIS 7.2) (SAE/EIA-STD-656-B) (IEC-62014-1)
IBIS Interconnect Modeling Specification	(ICM 1.1) (SAE/GEIA-STD-0001)
IBIS Interconnect SPICE Subcircuit Specification	(IBIS-ISS 1.0)
Touchstone® File Format Specification	(Touchstone 2.0)

Our Members

ALTAIR | AMD | Ansys | Applied Simulation Technology | Aurora System
 BROADCOM | cadence | Celestica | CISCO | DASSAULT SYSTEMES
 Google | GE HealthCare | HUAWEI | infineon | Instituto de telecomunicações
 intel | KEYSIGHT | MARVELL | MathWorks | Micron
 MISSOURI S&T | SerDes Design.Com | SIEMENS | life.augmented | SYNOPSYS
 TeraSpeed Labs | WAYMO | ZTE | ZUKEN

The IBIS Open Forum is the industry organization responsible for the management of the [IBIS specifications and standards](#) including IBIS, IBIS-AMI, IBIS-ISS, ICM, and Touchstone. The Open Forum meets every three weeks by teleconference. Membership is open to all interested companies. If you are interested in joining the IBIS Open Forum, please contact the [IBIS Open Forum Chair or any of the IBIS Officers](#).

[Home](#) | [Articles](#) | [FAQ](#) | [Support](#) | [Models](#) | [Specs](#) | [Roster](#)



[Thank You]



IBIS Open Forum:
Web: <https://ibis.org>
Email: info@ibis.org

We welcome participation
by all IBIS model makers,
EDA tool vendors, IBIS model
users, and interested parties.