

Challenges and Proposals in developing Models for High-Speed Memory Interface

Minori Yoshitomi

KIOXIA Corporation

Design Technology Innovation Div.

Agenda

- 1.Challenges of IBIS models
due to High-Speed Memory Interface**
- 2.Package Model Challenges**
- 3.Equalizer Model Challenges**
- 4.Summary**

1. Challenges of IBIS models due to High-Speed Memory Interface

1. Challenges of IBIS models due to High-Speed Memory Interface

■Background

- Recently, memory interfaces need to support data rate above Gbps
- This has led to some challenges with IBIS model

■Challenges of IBIS Model

- The frequency response of the package needs to be considered
Current models that support Touchstone are not the best options

Package Model
Challenges

- Equalizer(DFE) is driven by an external clock(DQS)
DQS timing must be adjusted for data transfer

Equalizer Model
Challenges

- New DFE support

Difficult to model DFE based on *DTSA. (*DTSA : Double-Tail Latch-type Voltage Sense Amplifier)

The details of these challenges will be explained on the following pages

2.Package Model Challenges




2.Package Model Challenges

- Current models that support Touchstone : "Interconnect Model" and "EMD"

	Interconnect Model	EMD
Multiple connections	<ul style="list-style-type: none"> Can be expressed by an ingenious method cons 	<ul style="list-style-type: none"> Can be expressed normally pros
EDA tool & Display Implementation	<ul style="list-style-type: none"> Already in widespread use pros Displayed as package 	<ul style="list-style-type: none"> Not widespread as a model cons Package is often displayed with the inside expanded
File path specification	Unclear how to set description cons	
File Size	Increase due to high frequencies and parallel transfers cons	





Because of the challenges of both models, there is no optimal choice

2.Package Model Challenges : Multiple connections support

	Interconnect Model	EMD
Multiple connections <Example1> 2 dies package 	<p>Allow : one PIN \Leftrightarrow one buffer cons</p>  <p>Additional PIN required that does not actually exist</p>	<p>Allow : one PIN \Leftrightarrow many buffers pros</p>  <p>No need for unnecessary PINs</p>

Interconnect Model is insufficient for multiple connections

2.Package Model Challenges : EDA tool / Display Implementation Support

	Interconnect Model	EMD
EDA tool	Supported by many EDA tools pros	Not yet supported by many EDA tools cons
Display Implementation	Displayed as package pros	Packages are often displayed expanded cons
<p><Example2> PCB include PKG_A</p>  <p>and</p> <p>PKG_B</p>  <p>× 4</p>	 <p>You can tell at a glance which is the package</p>	 <p>It tends to be difficult to tell which is the package</p>

**Many EDA tools does not support the EMD model at this time
 In EMD (similar to EBD) is difficult to distinguish between the package
 and the PCB**

2.Package Model Challenges : File path specification

■ Touchstone/IBIS-ISS Setup

- The rules for the location are written in IBIS specification, but there is no clear description for the path setting
- Depending on the EDA tool, there are different ways of describing the path specification in the IBIS model

<Example of model location>

```
File_IBIS_ISS models/pkg_a.iss pkg_a
ToolA : Normal ToolB : Error

File_IBIS_ISS pkg_a.iss pkg_a
ToolA : Error ToolB : Normal
```

"s_pkg.s48p" is used as S element in "pkg_a.iss"

```
S_PKG spara_io ..... mname=spara_package
.model spara_package STSTONEFILE = 'models/s_pkg.s48p'
```

The Touchstone shall be located
The IBIS-ISS file

- In the same directory as the referencing .ibs file or .ims file
- In a specified directory under the referencing file as determined by the directory path

We need clear description and unified specification of the file path

2.Package Model Challenges : Increase of file size

■File Size (S-parameter)

- Faster data rates expand the required frequency area
- Since the Memory is a parallel interface, more terminals are extracted at once
- As a result, file size of the extracted S-parameter is increasing more
- We need to be careful when using this model
(For example, disk usage, analysis time, etc.)
- There is a trade-off between model accuracy and file size

More attention may be needed

2.Package Model Challenges : Summary

■ Challenges

- Multiple connections . . . Interconnect Model is insufficient
- EDA tool/Display Implementation . . . EMD model is not supported by many EDA tools, and in EMD is difficult to distinguish between the package and the PCB
- File path . . . There is no clear description for the path setting
- File Size . . . Increasing



We don't have the best option as a package model.

■ Proposals


- Make Interconnect Model support Multiple connection as well as EMD
- Clear guidelines of the package model and promote the model to make it more popular
- Clear description and unified specification of the file path

3. Equalizer Model Challenges

3. Equalizer Model Challenges : DFE is driven by an external clock(DQS).


■ Equalizer added to DDR specification due to higher Interface speeds

- DFE is clocked by an external clock(DQS)
(In SerDes systems, DFE is clocked by a CDR)
- IBIS-AMI also updated to work with external clocks
(added "Rx_Use_Clock_Input")



- Even when analyzing DQ signal with fixed DQS, DQS setting is required
(When considering Substrate Material, initial study of circuit topology, etc.)

New IBIS-AMI model applications have limitations.




■ Can we improve the specifications of the IBIS model?

- For example, use a model with built-in CDR to match the timing after clock adjustment
- Added the ability to switch DQS settings in IBIS specifications

3. Equalizer Model Challenges : DFE based on DTSA

■ DFE based on DTSA are now seen

- DTSA use Dynamic Amplifier as Adder, which are different from usual Linear Amplifier
- The output of an Adder using a Linear Amplifier is a probe point normally, but the output of an Adder using a Dynamic amplifier results in a waveform unsuitable for a probe point Because that output isn't analog signal
- Then the only way is to probe the input signal of the DFE before equalizer processing or the digital signal output of the Slicer



How do we model IBIS-AMI of this DFE? How do we analyzed this DFE?

■ We would like to hear the IBIS Open Forum's opinion on what should be done with this DFE in the future

- Maybe we should consider how to do SI analysis using EYE waveforms instead of considering them in the model in the first place
- Is it possible to incorporate a Pass/Fail determination method with digital signals?

4. Summary

4. Summary

- Discussed challenges and proposals for package and equalizer models of high-speed memory interfaces.

We don't have the best option as a package model

- ✓ Make Interconnect Model support Multiple connection
- ✓ Clear guidelines of the package model and promote the model to make it more popular

Unclear how to set description of file path

- ✓ Clear description and unified specification of the file path

File size of S-parameter is increasing

- ✓ More attention may be needed

New IBIS-AMI model applications have limitations

- ✓ We would like to discuss it

Modeling DFE based on DTSA

- ✓ We would like to hear the IBIS Open Forum's opinion and discuss modeling New DFE

**It is time to resolve the above challenges in Memory Interface
We would also like to discuss IBIS model development
with the IBIS Open Forum and EDA Model Specialty Committee**

KIOXIA