



### Aurora System

# LPDDR5(X) Challenge and Simulation

Asian IBIS Summit (Shanghai, PRC) October 25, 2024

Haiwen Zhang Mengying Wang <u>haiwen.zhang@aurora-system.com</u> <u>mengying1.wang@lcfuturecenter.com</u>

# Outline

1. LPDDR5(X) Challenges

2. Simulation Case and Study

3. AMI Simulation for 8533Mbps Design



DDR SDRAM stands for Double Data Rate SDRAM, which means double data rate SDRAM. LPDDR is the low-power version of DDR.

From the development of large-scale integrated circuits (IC) and SDRAM to DDR SDRAM, these electronic components have become ubiquitous in everyday life.











### ∠ LPDDR Trend

1. It has continuously evolved toward higher data rates, wider bandwidth, and improved energy efficiency.

2. Currently, it has advanced to LPDDR5X with speeds of up to 8.533 Gbps, and even LPDDR5T reaching 9.6 Gbps.

3. The interface voltage has also dropped from the initial 1.2V to 0.5V.

| LPDDR Generations |          |                                      |         |        |         |
|-------------------|----------|--------------------------------------|---------|--------|---------|
|                   | LPDDR3   | LPDDR4                               | LPDDR4X | LPDDR5 | LPDDR5X |
| Spec Release Time | 2012     | 2014                                 | 2016    | 2019   | 2022    |
| Max Density       | 32Gbit   | 64Gbit                               |         | 32Gbit |         |
| Max Data Rate     | 2133Mbps | ps 3200Mbps 4266Mbps 6400Mbps 8533Ml |         |        |         |
| Channel           | 1        | 2                                    |         | 1      |         |
| Width             | 32-bits  | 32-bits(2x16-bit)                    |         | 16-    | bits    |
| Vdd               | 1.2V     | 1.1V                                 |         | 1.(    | )5V     |
| Vddq              | 1.2V     | 1.1V                                 | 0.6V    | 0.     | 5V      |





### LPDDR5(X) Eye Mask and Eye Aperture



Hexagonal eye-mask, LPDDR5 JEDEC standard

|        | 3733Mbps~6400Mbps | 7500Mbps~8533Mbps |
|--------|-------------------|-------------------|
| tDIVW1 | 0.35              | 5 * UI            |
| tDIVW2 | 0.18              | 3 * UI            |
| vDIVW  | 100mV             | 80mV              |



|                 | 3733Mbps~6400Mbps                     | 7500Mbps~8533Mbps |
|-----------------|---------------------------------------|-------------------|
| Aperture_Height | 100mV                                 | 80mV              |
| Aperture_Width  | dth 0.35 * UI {Depends on LPDDR5(X) I |                   |

# DDR SI Simulation Pain Points

The higher speed and lower interface voltage present greater design challenges for the timing and voltage margins of LPDDR. Crosstalk(Voltage)

- 1. Dual-channel, Dual Rank, and multiple IC corner cause large simulation scale.
- 2. A wide variety of signal lines, such as DQ, RDQS, WCK, CA, CS and CLK.
- 3. Too many metrics in simulation results:
  - 1). eye diagram, eye width, eye height, eye aperture;
  - 2). IL, RL, NEXT, FEXT Crosstalk, delay and skew



Aurora

0.00 Time (ns)





DQ1

0.1

-61.0498

54.0326

115.0823

100

DQ0

-51.2257

59 6463

110 872

DQ2

0.1

-48.8866

58 2429

107.1295

100

DQ3

0.1

100

### LPDDR5(X) Layout Design challenge





## LPDDR5(X) Layout Design challenge

| Trace XTL  | Via XTL   | Via Stub   |
|--|---|--|
| Trace width(W)、Trace Space(S)、The distance between the routing layer and the reference layer (h) | Via space(S')、Signal routing layer distribution (Layer)、Via size(D) | Signal routing layer distribution (Layer)、PCB<br>Thickness (H)、Cost(C)         |
| CPU-Memory spacing L is limited by system design   | Limited by system design and planning<br>Layers are limited         | Limited by system design and planning<br>Layers are limited                    |
| PCB Stack up Material DK Influence   | CPU-Memory spacing L is limited by system design S'                 | The total thickness of the PCB is limited by the whole system. <b>Via Stub</b> |
| The total thickness of the PCB is limited by the whole system.                                   | Limited by PCB processing technology                                | Back drilling is limited by design cost (C)<br>Via Stub                        |

#### What's more?

System size constraints, cost control, PCB manufacturing process limitations, and copper thickness restrictions due to power stability requirements.....

### Study Background



#### Platform design Recommendation

- Layer assignment: DQ on shallow transitions & CAC on deeper transitions.
- PCB Thickness: recommends PCB thickness less than 0.9mm to avoid long stubs for DQ signals.
- PCB Type: recommends PCB to achieve data rate 7500Mbps

#### Study Topic?

- 1. Better solution for Memory Layer assignment?
- 2. PCB thickness 1.0mm is feasibility?
- 3. Our PCB type can achieve the data rate 7500Mbps?

### Simulation scheme description



### Overview---T3+ PCB

### Simulation Settings



#### Key factor identify:

- Via Crosstalk
- Via stub
- PCB Thickness



### DQ crosstalk Simulation Result





#### Conclusion:

Via coupling length affects via crosstalk. The farther the layer is changed (L3), the worse the crosstalk is.

### Second Strain Strain





DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7

Eye Width





#### **Conclusion:**

Via stub affects Eye Height and Eye Aperture. The closer the layer change (L7), the worse the eye height. Comprehensive evaluation: Based on the eye diagram results, it is recommended that DQ go to the layer far from the layer change.

### Single Rank vs Dual Rank



### Normal mode vs Non-Target ODT





| Mode MR11 OP[3]          | Target Rank ODT        | Non-Target Rank ODT               | Equivalent ODT of<br>2-Rank DRAM |
|--------------------------|------------------------|-----------------------------------|----------------------------------|
| OP[3]=0<br>(Normal Mode) | MR11 OP[2:0]<br>(ODT⊤) | Disable                           | ODT <sub>T</sub>                 |
| OP[3]=1<br>(NT-ODT Mode) | MR11 OP[2:0]<br>(ODT⊤) | MR41 OP[7:5] (ODT <sub>NT</sub> ) | ODTT    ODTNT                    |
| OP[3]=1<br>(NT-ODT Mode) | Disable                | MR41 OP[7:5] (ODT <sub>NT</sub> ) | ODT <sub>NT</sub>                |

Table 280 — Normal Mode vs. NT-ODT Mode for Write Operation

#### Table 281 — Normal Mode vs. NT-ODT Mode for Read Operation

| Mode<br>MR11 OP[3]   | Non-Target Rank<br>ODT               | SoC Rx ODT         | Equivalent ODT for RD operation         | MR17 OP[2:0]<br>(SoC ODT for DRAM<br>Pull-Up Cal.)   |
|--|--------------------------------------|--------------------|---|--|
| OP[3]=0<br>(Normal Mode)   | Disable                              | ODT <sub>soc</sub> | ODT <sub>soc</sub>                      | ODT <sub>soc</sub>                                   |
| OP[3]=1<br>(NT-ODT Mode)   | MR41 OP[7:5]<br>(ODT <sub>NT</sub> ) | ODT <sub>soc</sub> | ODT <sub>NT</sub>    ODT <sub>SOC</sub> | ODT <sub>NT</sub>    ODT <sub>SOC</sub> <sup>1</sup> |
| NOTE 1 Since SoC ODT of MR17 can only support RZQ/n (n=1,2,3,4,5,6), (ODTNT  ODTSOC) should be one<br>of RZQ/1, RZQ/2, RZQ/3, RZQ/4, RZQ/5, and RZQ/6. |                                      |                    |   |  |



### Non-Target VS ODTs Simulation Results

| PU<br>(ohm) | Target<br>ODT(ohm) | Non-Target<br>ODT(ohm) | Eye Diagram     |   |  |
|-------------|--------------------|------------------------|-----------------|---|--|
|             |                    |                        | Eye Width (ps)  | 117.1   |  |
|             |                    | 40                     | Eye Height (mv) | 83.5  |  |
|             |                    |                        | Jitter (ps)     | 37.2  |  |
|             |                    |                        | Eye Width (ps)  | 122.1   |  |
|             |                    | 60                     | Eye Height (mv) | 104.6   |  |
|             |                    |                        | Jitter (ps)     | 31.2  |  |
| 40          | 60                 |                        | Eye Width (ps)  | 124.5   |  |
|             |                    | 80                     | Eye Height (mv) | 114.6   |  |
|             |                    |                        | Jitter (ps)     | 28.4  |  |
| 40          |                    | 120                    | Eye Width (ps)  | 125.9   |  |
|             |                    |                        | Eye Height (mv) | 126.0   |  |
|             |                    |                        | Jitter (ps)     | 117.1<br>83.5<br>37.2<br>122.1<br>104.6<br>31.2<br>124.5<br>114.6<br>28.4<br>125.9<br>126.0<br>29.4<br>125.8<br>136.0<br>29.4<br>125.8<br>136.0<br>29.1 |  |
|             |                    |                        | Eye Width (ps)  |   |  |
|             |                    | 240                    | Eye Height (mv) | 136.0   |  |
|             |                    |                        | Jitter (ps)     | 29.1  |  |
|             |                    |                        |                 | 116.6   |  |
|             |                    | Disable<br>(open)      | Eye Width (ps)  | 116.6   |  |
|             |                    |                        | Eye Height (mv) | 137.6   |  |
|             |                    | (                      | Jitter (ps)     | 35.9  |  |

#### **Conclusion:**

The matching of Non-Target ODT will affect the signal quality. Taking the write direction as an example, the equivalent ODT = ODTT//ODTNT; therefore: the larger the ODTNT, the larger the equivalent ODT, the higher the end voltage divider, and the larger the simulation result of the eye height; at the same time, the equivalent ODT also needs to consider the impedance continuity. The closer the parallel impedance is to the characteristic impedance of the channel and pkg, the smaller the reflection and the larger the eye width.

### **How about 8533Mbps?**



### DFE(Decision Feedback Equalization)



1. DFE is needed in links with a high-baud rate to min signal amplitude at high frequency caused by channel jitter.

Aurora

2. Filter weights selected dynamically in a feedback loop to max eye opening.

### **Simulation Schematic**





## **AMI Simulation Result**



1. 1-tap DFE can help us achieve 8533Mbps rate design in the design of T3 PCB;
 2. Multi-tap DFE can be used to further improve SI, but this must be weighed against increased power consumption, which is critical in low-power memory systems.

Thanks