Hi
Over-clocking does seem to be the problem. HSPICE was used in the
correlation.
- But how do the commercial simulators handle this?
- Do they have a way of identifying over-clocking and adjust accordingly?
Thanks everyone for the help.
Prabhu/~
-----Original Message-----
From: Bob Ross [mailto:bob@teraspeed.com]
Sent: Tuesday, March 16, 2004 1:27 AM
To: Mohan, Prabhu
Cc: Ibis-Users (E-mail)
Subject: Re: [IBIS-Users] IBIS-SPICE correlation
Hello Prabhu:
Several people provided some useful observations. It is difficult
to give specific advice without having all the data (IBIS file,
test circuit, simulator used).
However, I suggest checking if "over-clocking" exists per Arpad
Muranyi's response and presentation link below by doing these
tests:
(1) Run the simulation with even a slower cycle time such as an
80 ns period to see if the second cycle rising edge "snaps" into
overlaying correlation.
(2) Or possibly modify the IBIS file itself and truncate
the [Falling Waveform] data to 20 ns or less.
The test condition appears to be a lightly loaded buffer (3.3 V
swing) but the internal tables may be based on R_fixture values
of 50 ohms. One of the falling edge tables may be longer than 20 ns.
The EDA tool should check for transition completion in case the
model waveform tables are documented over a conservatively long
time duration. Either the completion condition is not satisfied
or such a test may not exist. The EDA tool may be assuming an
"over-clocking" condition and cause a "snap" to next edge
transition and lose the edge delay.
Bob Ross
Teraspeed Consulting Group
---------
Arpad Muranyi's response:
Your waveform tables seem to be longer than the pulse
width of your simulation stimulus. Please see my the
first part of my presentation for explanation:
http://www.eda.org/pub/ibis/summits/jun03b/muranyi2.pdf
The clue is that the first edge is correct, but from
the second edge onward you have a shift.
I hope this helps,
Arpad
=========================================================
Mohan, Prabhu wrote:
> Hi
> I am trying to correlate IBIS vs. Spice. The simulation seems to be off on
> the rising edge. IBIS seems to start switching a little bit earlier than
> Spice on the rising edge (refer the attachment, red-IBIS, yellow-SPICE).
I'm
> not sure what is causing it. Does anyone have any suggestion as to where
the
> error might be coming from?
> Thanks
> Prabhu
>
-- Bob Ross Teraspeed Consulting Group LLC Teraspeed Consulting Group LLC 2926 SE Yamhill St. Device Modeling Division Portland, OR 97214 13610 SW Harness Lane 503-239-5536 Beaverton, OR 97008 http://www.teraspeed.com 503-430-1065 bob@teraspeed.com 503-246-8048 Direct |------------------------------------------------------------------ |For help or to subscribe/unsubscribe, email majordomo@eda.org |with just the appropriate command message(s) in the body: | | help | subscribe ibis <optional e-mail address, if different> | subscribe ibis-users <optional e-mail address, if different> | unsubscribe ibis <optional e-mail address, if different> | unsubscribe ibis-users <optional e-mail address, if different> | |or email a written request to ibis-request@eda.org. | |IBIS reflector archives exist under: | | http://www.eda.org/pub/ibis/email_archive/ Recent | http://www.eda.org/pub/ibis/users_archive/ Recent | http://www.eda.org/pub/ibis/email/ E-mail since 1993Received on Tue Mar 16 11:19:02 2004
This archive was generated by hypermail 2.1.8 : Tue Mar 16 2004 - 11:20:26 PST