Hello, Gerald, The answer is usually yes However, the implementation depends on the connection at the chip. Some things one can model using table-based IBIS: * an unused pad (no connection to silicon) * pad to DC (such as ESD/Vcc/gnd pad) * pad to on-package or on-die termination (one or more components in the termination) * an I/O buffer where a more-accurate model of the pcb-to-chip path is needed There is also the consideration of model data: "lumped" pin parasitics, S-parameters, RLGC matrix elements, I-V table data, SPICE netlist, etc. Are package-to-chip parasitics separate, or already included in the package model? These answers can help when comparing possible implementations. Best regards, Lynne "IBIS training when you need it, where you need it." Dr. Lynne Green Green Streak Programs http://www.greenstreakprograms.com 425-788-0412 lgreen22@mindspring.com _____ From: owner-ibis-users@eda.org [mailto:owner-ibis-users@eda.org] On Behalf Of Gerald Krasemann Sent: Thursday, June 18, 2009 5:35 AM To: ibis-users@eda.org Subject: [IBIS-Users] Is it possible to create an IBIS model of a pad, which based on the transimpedanz principle? Hello, is it possible to create an IBIS model for a pad, which based on the transimpedanz principle? thanks Gerald Krasemann ---------------------------------------------------------------------------- ---------------------------------- Gerald Krasemann Development Engineer, Digital Development/ Integration BL Car Entertainment Solutions NXP Semiconductors Germany GmbH A Company of the NXP Semiconductors Group Georg-Heyken-Str. 1, 21147 Hamburg, Germany Tel: +49 40 5613 1720 Fax: +49 40 5613 3392 Gerald.Krasemann_ f rom _nxp.com www.nxp.com <http://www.nxp.com/> ---------------------------------------------------------------------------- ---------------------------------- Geschäftsführung: Dr. Volker Kuckhermann (Vors.), Dr. Wigand Ridder / Aufsichtsratsvorsitzender: Gernot Fiedler / Sitz: Hamburg / Registergericht: Hamburg HRB 84 865 Unless otherwise recorded in a written agreement, all sales transactions by NXP Semiconductors are subject to our general terms and conditions of commercial sale. These are published at: www.nxp.com/profile/terms/index.html The information contained in this message is confidential and may be legally privileged. The message is intended solely for the addressee(s). If you are not the intended recipient, you are hereby notified that any use, dissemination, or reproduction is strictly prohibited and may be unlawful. If you are not the intended recipient, please contact the sender by return e-mail and destroy all copies of the original message. -- This message has been scanned for viruses and dangerous content by <http://www.mailscanner.info/> MailScanner, and is believed to be clean. -- This message has been scanned for viruses and dangerous content by MailScanner, and is believed to be clean. -------------------------------------------------------------------- |For help or to subscribe/unsubscribe, e-mail majordomo@eda-stds.org |with the appropriate command message(s) in the body: | | help | subscribe ibis <optional e-mail address, if different> | subscribe ibis-users <optional e-mail address, if different> | unsubscribe ibis <optional e-mail address, if different> | unsubscribe ibis-users <optional e-mail address, if different> | |or e-mail a request to ibis-request@eda-stds.org. | |IBIS reflector archives exist under: | | http://www.eda-stds.org/pub/ibis/email_archive/ Recent | http://www.eda-stds.org/pub/ibis/users_archive/ Recent | http://www.eda-stds.org/pub/ibis/email/ E-mail since 1993Received on Thu Jun 18 13:34:03 2009
This archive was generated by hypermail 2.1.8 : Thu Jun 18 2009 - 13:34:52 PDT