Re[2]: Help, need feedback:

Text item:

Scott,

You are right. At the level of detail you are after SPICE seems to be lacking.
What I was referring to was when SPICE modelers don't even go to the extent of
using the available drain, source, etc resistance parameters yielding currents
in the range of 1.0e+22 Amps at 1 V of forward bias.

Arpad
================================================================================

Arpad,

I consider the fact that in order to have SPICE model the correct diode
resistance with a MOS transister that you have to "trick" it by either
attaching a unidirectional resistor to the drain, attaching a resistor
between the bulk and the drain, or negating the
inherent diode all together and using an attached discrete component,
that there is a fault with the SPICE simulator (or rather just an
incomplete model). (Of the above, we are still experimenting as to which
will provide the most accurate to the real device).

No big deal, as through your help and others, we now have ideas for some
possible workarounds,
but the SPICE manual did not provide any discussion on this, and listed
no apparent way of including the correct vertical resistance associated
with the diode (instead it just includes the lateral drain resistance
associated with the current path through the transistor). So, I don't
think that the users of SPICE are to be blamed so quickly on this point,
but more rather the limmitations to modeling the inherent diode
associated with MOS transistors in SPICE (why don't they provide for
a vertical resistance parameter that would be associated with the diode
instead of the drain (or source) resistance?). From our observations
so far, just a adding a few ohms of additional resistance in the form of
a resistor between the bulk and source has a very significant effect to the
IBIS table, specifically in the regions that the diodes start to clamp
(between -Vcc to 0V, and Vcc to 2*Vcc).
-Scott Schlachter

>Scott,
>
>I can't comment on the s2ibis program. I just wanted to correct
you in saying
>it is not that SPICE doesn't model the diodes correctly, it is the
people using>
>SPICE who do not bother using some of the SPICE parameters to model
the diodes
>correctly.
>
>Arpad

Text item: External Message Header

The following mail header is for administrative use
and may be ignored unless there are problems.

***IF THERE ARE PROBLEMS SAVE THESE HEADERS***.

Subject: Re: Help, need feedback:
To: Arpad_Muranyi@ccm.fm.intel.com, ibis@vhdl.org, ibis-users@vhdl.org
Message-Id: <9611072151.AA02567@ricky.sun_net>
From: scotts@actel.com (Scott Schlachter)
Date: Thu, 7 Nov 96 13:51:28 PST
Received: by ricky.sun_net (4.1/SMI-4.1)
     id AA02567; Thu, 7 Nov 96 13:51:28 PST
Received: from ricky.sun_net ([192.9.202.221]) by actel.com (4.1/SMI-4.1)
     id AA29410; Thu, 7 Nov 96 13:51:29 PST
Received: from actel.com (rigel-g.actel.com [204.33.232.16]) by vhdl.vhdl.org (8
.7.3/8.7.3) with SMTP id OAA28224; Thu, 7 Nov 1996 14:01:21 -0800 (PST)
Received: from vhdl.vhdl.org (vhdl.vhdl.org [198.31.14.3]) by mailbag.jf.intel.c
om (8.8.2/8.7.3) with ESMTP id NAA28684; Thu, 7 Nov 1996 13:59:10 -0800 (PST)
Received: from mailbag.jf.intel.com (root@mailbag.jf.intel.com [134.134.248.4])
by relay.jf.intel.com (8.8.2/8.7.3) with ESMTP id NAA08467; Thu, 7 Nov 1996 13:5
6:36 -0800 (PST)
Return-Path: owner-ibis@vhdl.vhdl.org
Received on Thu Nov 7 14:30:22 1996