[IBIS] R-Load

Hi,

I had this query as to why we need to model the buffers with R-load
as in most of the cases it is c-load w/without TL line is
driven by the buffer).

does it reflect on the TL impedence that it drives? (50ohm environment)

Also are there any reading material available in the web as to how the 
I/V and ramp/VT
data get used by the boardlevel simulator. If we have I/V and V/T 
mismatches due
to buffer transient behaviour how does the tool interpret this information.

Thanks
vinayak
-----------------------------------------------------------------
|For help or to subscribe/unsubscribe, email majordomo@eda.org
|with the appropriate command message(s) in the body:
|
|  help
|  subscribe   ibis       <optional e-mail address, if different>
|  subscribe   ibis-users <optional e-mail address, if different>
|  unsubscribe ibis       <optional e-mail address, if different>
|  unsubscribe ibis-users <optional e-mail address, if different>
|
|or email a request to ibis-request@eda.org.
|
|IBIS reflector archives exist under:
|
|  http://www.eda.org/pub/ibis/email_archive/  Recent
|  http://www.eda.org/pub/ibis/users_archive/  Recent
|  http://www.eda.org/pub/ibis/email/          E-mail since 1993