Re: [IBIS] Miller Capacitance

Hello, Amit,

As I remember, Arpad Muranyi has done at least one
Summit presentation on this. Topics generally
include input effects on output waveforms, input
edge-rate sensitivity.

The way I have handled this: capture
transistor-level circuit containing 2-3 preceding
stages on chip plus the selected I/O buffer. Use
this in simulations for generating the IBIS
waveform tables.

Hope this helps.

Lynne

"IBIS training when you need it, where you need it."

Dr. Lynne Green
Green Streak Programs
http://www.greenstreakprograms.com
425-788-0412
lgreen22@mindspring.com

On 7/6/2012 2:18 AM, Amit KUMAR STE wrote:
> Hello Experts,
>
> Is there any way of taking miller capacitance into picture while doing ibis model of a simple single ended buffer?
> Please suggest me any presentation/document which I can refer for the same.
>
> Regards
> Amit
>

--------------------------------------------------------------------
|For help or to subscribe/unsubscribe, e-mail majordomo@eda-stds.org
|with the appropriate command message(s) in the body:
|
| help
| subscribe ibis <optional e-mail address, if different>
| subscribe ibis-users <optional e-mail address, if different>
| unsubscribe ibis <optional e-mail address, if different>
| unsubscribe ibis-users <optional e-mail address, if different>
|
|or e-mail a request to ibis-request@eda-stds.org.
|
|IBIS reflector archives exist under:
|
| http://www.eda-stds.org/pub/ibis/email_archive/ Recent
| http://www.eda-stds.org/pub/ibis/users_archive/ Recent
| http://www.eda-stds.org/pub/ibis/email/ E-mail since 1993
Received on Fri Jul 6 10:21:31 2012