Subject: [IBIS-Users] Verilog_AMS models
From: Angulo, John (john_angulo@mentorg.com)
Date: Fri Jan 16 2004 - 15:36:53 PST
The following is posted on behalf of Fabrizio Zanella at Broadbus Technologies. Please send any private replies to fzanella@broadbus.com
-------------------------------------------------
I see that VHDL AMS and Verilog AMS models are included in IBIS 4.1. Can
someone describe what these models are or point me to a web site where I
can find information on them?
Thanks and regards,
Fabrizio Zanella
Principal Hardware Design Engineer
Broadbus Technologies
fzanella@broadbus.com
|------------------------------------------------------------------
|For help or to subscribe/unsubscribe, email majordomo@eda.org
|with just the appropriate command message(s) in the body:
|
| help
| subscribe ibis <optional e-mail address, if different>
| subscribe ibis-users <optional e-mail address, if different>
| unsubscribe ibis <optional e-mail address, if different>
| unsubscribe ibis-users <optional e-mail address, if different>
|
|or email a written request to ibis-request@eda.org.
|
|IBIS reflector archives exist under:
|
| http://www.eda.org/pub/ibis/email_archive/ Recent
| http://www.eda.org/pub/ibis/users_archive/ Recent
| http://www.eda.org/pub/ibis/email/ E-mail since 1993
This archive was generated by hypermail 2b28 : Fri Jan 16 2004 - 16:07:56 PST